Introduction to Acceleration of SystemC and TLM-2.0 Testbenches with Co-Emulation

This session provides an introduction of Virtual prototyping and why co-emulation is so attractive for SoC verification.

Session Audience:
walk
Duration:
7 min
You must be logged in or registered in order to view this content.