Modeling SystemC TLM-2.0 Monitors and Talkers
This session we will talk in detail about how to model TLM-2.0 compliant transactors. In this particular module we discuss the architecture of passive bus monitors and their associated acceleratable transactors. The Wishbone Bus protocol will be used to show how to implement monitor transactors.
