Modeling SystemC TLM-2.0 Drivers and XLeratable Transactors with SCEMI DPI Function Calls and Transaction Pipes Session | Acceleration of SystemC and TLM-2.0 Testbenches with Co-Emulation Module

The Verification Academy requires Javascript. Please enable Javascript in your browser or switch to a browser that supports Javascript in order to view this site.

Modeling SystemC TLM-2.0 Drivers and XLeratable Transactors

John Stickley

This session we will talk in detail about how to model TLM-2.0 compliant drivers and acceleratable transactors. A case study will be used to show how to implement transactors for a Wishbone Bus protocol.

Session Audience:: run

Duration:: 17 min

You must be logged in or registered in order to view this content.

Modeling SystemC TLM-2.0 Drivers and XLeratable Transactors

ShareThis

Verification Academy

Academy Home

Academy Login

Academy Modules

Modeling SystemC TLM-2.0 Drivers and XLeratable Transactors