Introduction to SystemVerilog Assertions (SVA)
This is an optional SystemVerilog Assertion session that is targeted at the novice who has no exposure to assertion languages, or as an assertion refresher session for the experience engineer. This optional session is focused more on the details of the various assertion standards, versus their application.
