Architecting a UVM Testbench
This session covers the basic architecture of a UVM testbench, including the introduction of the Agent/UVC component that encapsulates protocol-specific interactions with the DUT. It also shows how to instantiate and connect multiple components.
