|
About the UVM category
|
|
0
|
312
|
January 1, 2023
|
|
Overriding a parameter
|
|
9
|
14732
|
May 1, 2024
|
|
Uvm sequence body does not start after completion of base sequence pre_body
|
|
3
|
23
|
May 1, 2024
|
|
Uvm_reg_data_t constraint randomization
|
|
2
|
25
|
May 1, 2024
|
|
Analysis Port Write functionality
|
|
1
|
17
|
April 30, 2024
|
|
How to cover unsigned int
|
|
1
|
32
|
April 30, 2024
|
|
Clarifications about uvm_config db performance
|
|
3
|
52
|
April 26, 2024
|
|
How to set the config_db multiple times?
|
|
8
|
4693
|
April 26, 2024
|
|
Can we use tlm ports if so many componemts are there in sequence ordered defined like
|
|
3
|
35
|
April 25, 2024
|
|
What could be the reason for infinite loop in our code when dealing with sequence and driver
|
|
1
|
32
|
April 24, 2024
|
|
Register mirrored value should update until an event happens in temporal domain
|
|
1
|
25
|
April 25, 2024
|
|
Whether to use TLM ports or class object set in the uvm_config_db
|
|
4
|
38
|
April 24, 2024
|
|
Hierarchical uvm_reg_block add hdl path
|
|
0
|
27
|
April 24, 2024
|
|
Basic rule to use assertion in UVM
|
|
1
|
41
|
April 23, 2024
|
|
Skipping a register field from comparison with RAL
|
|
5
|
54
|
April 23, 2024
|
|
Uvm_hdl_read using macro for string path
|
|
1
|
24
|
April 22, 2024
|
|
If virtual sequencer contain a source sequencer and and destination sequencer and in test I am calling seq.start(envh.v_seqrh) then how ill the tool know to start the sequences on source sequencer or destination sequencer
|
|
2
|
40
|
April 22, 2024
|
|
Using uvm_config_db to register binded interfaces
|
|
4
|
53
|
April 21, 2024
|
|
Confusing UVM_ERROR in uvm_reg_bit_bash_seq
|
|
4
|
1925
|
April 19, 2024
|
|
How to create array of agent in environment with UVMF yaml
|
|
1
|
89
|
April 19, 2024
|
|
A better way of getting response back to a waiting sequence?
|
|
2
|
61
|
April 18, 2024
|
|
** Error: /vobs/ss_restart_vseq.sv(714): 'pass_ssr_vseq' is not a task name
|
|
3
|
40
|
April 18, 2024
|
|
How to manage compare policies if uvm_comparer should be avoided?
|
|
0
|
39
|
April 17, 2024
|
|
Driver sequencer communication in uvm
|
|
4
|
65
|
April 16, 2024
|
|
[UVM/REG/DUPLROOT] There are 2 root register models named "reg_model". The names of the root register models have to be unique
|
|
1
|
981
|
April 16, 2024
|
|
Override by sequence type changes handle type everywhere whereever it is declared in driver even if it is parameterized or how?
|
|
2
|
40
|
April 16, 2024
|
|
Backdoor access to a reg inside an unnamed primitive
|
|
4
|
83
|
April 15, 2024
|
|
Scoreboard sampling
|
|
2
|
74
|
April 14, 2024
|
|
How to use a variable in uvm test and same variable in the sequence
|
|
2
|
69
|
April 12, 2024
|
|
Function New Constructor
|
|
1
|
56
|
April 11, 2024
|